FPGA Implementation of Borrow Save Adder Under Threshold Voltage Variability
نویسندگان
چکیده
منابع مشابه
Implementation of Gigahertz 1-bit Full Adder on SiGe FPGA
Gigahertz Field Programmable Logic Arrays (FPGAs) have always been a dream for circuit design engineers. CMOS FPGAs have greatly limited the range of applications because of its low speed, i.e. 10-220 MHz. With the introduction of Silicon Germanium (SiGe) Heterojunction Bipolar Transistors (HBTs), designers have been able to build circuits capable of operating in the gigahertz range. SiGe HBTs ...
متن کاملdegradation of oil impregnated paper insulation under influence of repetitive fast high voltage impulses
در طی سالهای اخیراستفاده ازمنابع انرژی تجدید پذیر در شبکه های مدرن بنا به دلایل زیست محیطی و اقتصادی به طور گسترده استفاده شده است همچون نیروگاههای بادی و خورشیدی .ولتاژتولیدی این نیروگاهها اغلب به فرم dc می باشد وادوات الکترونیک قدرت به عنوان مبدل و پل بین شکل موج dc وac استفاده می شوند.این پروسه باعث ایجاد پالسهایی برروی شکل موج خروجی می شود که می تواند وارد تجهیزات قدرت همچون ترانسفورماتور ی...
15 صفحه اولA Full Adder Implementation Using SET Based Linear Threshold Gates
In this paper we investigate single electron tunneling (SET) devices from the logic design perspective, using the SET tunnel junction’s ability to control the transport of individual electrons. More in particular, we present the implementation of a Full Adder using SET threshold gates. First, we augment the threshold gates with an active buffer in order to overcome feedback effects which can ap...
متن کاملImplementation of Heart Rate Variability Analysis Algorithm on FPGA Platform
Recently, many studies have attempted to develop portable cardiac monitoring systems that can be used outside of a hospital setting. To achieve this objective, in this paper, a field-programmable gate array (FPGA) design and the implementation of an embedded electrocardiography (ECG) system using System-on-Chip (ECG-SoC) technology are proposed. The proposed system performs ECG pre-processing a...
متن کاملFPGA Implementation of FIR Filter Design with Optimization of Adder Tree & Constant Multiplication
Finite Impulse Response filter is mostly used in the digital signaling processing (DSP) applications. In FIR most important parameters are complexity, cost, and power consumption. While the research focus of resolve the thus parameter to be reduced. To use the Multiple Constant Multiplication (MCM) for optimize the adder tree in the filter. In this paper we have identified the resource minimiza...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: INTERNATIONAL JOURNAL OF RECENT TRENDS IN ENGINEERING & RESEARCH
سال: 2019
ISSN: 2455-1457
DOI: 10.23883/ijrter.conf.20190322.021.nc59n